Complexity analysis for mapping a DRM receiver on a heterogeneous tiled architecture
نویسندگان
چکیده
In this article we present the results of partitioning the OFDM baseband processing of a DRM receiver into smaller independent processes. Furthermore, we give a short introduction into the relevant parts of the DRM standard. Based on the number of multiplications and additions we can map individual processes on a heterogeneous multitile architecture. This architecture can meet both the computational demands as well as the restricted energy budget. Keywords— Digital Radio Mondial (DRM), OFDM, coarse-grain reconfigurable, Montium, energy efficiency
منابع مشابه
Partitioning of a DRM Receiver
In this article we present the results of partitioning the OFDM baseband processing of a DRM receiver into smaller independent processes. Furthermore, we give a short introduction into the relevant parts of the DRM standard. Based on the number of multiplications and additions we can map individual processes on a heterogeneous multi-tile architecture. This architecture can meet both the computa...
متن کاملSemantic programming model-based design Defining a hierarchical tiled multi-processor architecture
For a generic flexible efficient array antenna receiver platform a hierarchical tiled architecture has been proposed, giving a heterogeneous multi-processor system-on-chip (MPSoC), multiple chips on a board (MCoB) and multiple boards in a system (MBiS). A wide range of MPSoCs are predicted to be used in the near future but how to efficiently apply these designs remains an issue. We will advocat...
متن کاملRationale for and design of a generic tiled hierarchical phased array beamforming architecture
The purpose of the phased array beamforming project [1], [2] is to develop a generic flexible efficient phased array receiver platform, using a mixed signal hardware/software-codesign approach. The results will be applicable to any radio (RF) system, but we will focus on satellite receiver (DVB-S) and radar applications. We will present a preliminary mapping of beamforming processing on a tiled...
متن کاملOn reconfigurable tiled multi-core programming Processing cores evaluation
For a generic flexible efficient array antenna receiver platform a hierarchical reconfigurable tiled architecture has been proposed. The architecture provides a flexible reconfigurable solution, but partitioning, mapping, modelling and programming such systems remains an issue. A semantic model has been presented to allow the development of the model for the specification, design and implementa...
متن کاملRun-time Assignment of Tasks to Multiple Heterogeneous Processors
This paper describes the implementation and evaluation of an algorithm that maps a number of communicating processes to a heterogeneous tiled System on Chip (SoC) architecture at run-time. The mapping algorithm minimizes the total amount of energy consumption, while still providing an adequate Quality of Service (QoS). The properties of the algorithm are described and evaluated and a realistic ...
متن کامل